

Bulk-driven current conveyor optimization using simulation-based method

Abdelaziz Lberni^{1, *}, Malika Alami Marktani², Abdelaziz Ahaitouf³, and Ali Ahaitouf⁴

¹SIGER Laboratory, Faculty of Sciences and Technology, Sidi Mohamed Ben Abdellah University, P.O. Box 2202, Fez, Morocco

²SIGER Laboratory, National School of Applied Sciences, Sidi Mohamed Ben Abdellah University, P.O. Box 72, Fez, Morocco

³SI Laboratory, Polydisciplinary Faculty of Taza, Sidi Mohamed Ben Abdellah University, P.O. Box. 1223, Taza-Gare, Morocco

Abstract. This paper presents the optimization of a novel low-voltage (LV) and low-power (LP) bulk driven current conveyor (CCII). For the bulk-driven circuits, the transistors are biased at the subthreshold regime for LV and LP operation. In contrast, the input transistors of the differential stage are controlled from the bulk terminals to achieve a rail-to-rail input voltage range. A simulation-based technique is adapted for the optimal design of LV-LP bulk driven CCII, using the single-objective particle swarm optimization (PSO) algorithm. It is designed using CMOS 0.18 μm technology to operate at a voltage of 0.3 V and have a power consumption of 37 nW. Optimization results and also process/temperature corner results confirm the correct operation of the designed circuit.

1 Introduction

Low voltage and low power CMOS integrated circuits (ICs) have a wide range of applications in implantable and portable electronic systems [1, 2]. In recent decades, various IC methods were proposed and developed to address the design constraints related to LV operation [3]. In addition, the application of sub-threshold voltage biased bulk-driven (BD) transistors has attracted considerable attention allowing the design of circuits powered by sub-0.5V voltage and rail-to-rail signal swing [4, 5].

Current conveyors are flexible active building blocks that can be used for both current-mode and voltage-mode analog IC applications [6]. The CCII has the advantage of being easily realized in bipolar and CMOS technologies, as well as high linearity, and large signal bandwidth [7]. However, these characteristics are becoming more difficult to achieve, particularly with low supply voltages. Over the years, MOS transistor dimensions have largely reduced, yet the threshold voltage of CMOS technology is not reduced as expected. Therefore, it is critical for researchers to provide an appropriate and efficient technique for optimizing the design of LV-LP circuits.

One technique that can reduce power consumption is the use of floating gate MOSFETs. Many active components were designed with this technique, including operational amplifiers [8], OTAs [9], differential amplifiers [10], current mirrors [11], and current conveyors [12].

Using a BD input stage is another way to achieve LV and LP operation [13–17].

For conventional MOS transistors, the gate terminal receives the input signal, while the bulk terminal is

connected to either the highest or lowest power rails, depending on whether the transistor is PMOS or NMOS. Since the gate input voltage is applied, its value must exceed the threshold voltage (0.5V). However, in a bulk driven MOS transistor, the input voltage is applied to the bulk and the gate is biased to the appropriate voltage. This keeps the transistor operating. The threshold voltage is thus no longer present in the signal path, resulting in a lower supply voltage requirement.

This paper presents a simulation-based technique that we have already tested on the multi-objective optimization of analog circuits, see reference [2, 18], yet here it is adapted for the optimal design of a novel structure of LV-LP bulk driven CCII, using the single-objective particle swarm optimization (PSO) algorithm [19, 20]. This circuit can operate from a V_{DD} of 0.3V, consuming only 37 nW. The ultra-low V_{DD} was achieved by using a non-tailed BD amplifier. In addition, the design has an enhanced bandwidth and can operate without compensation capacitors, even for very high load capacitance. At the same time, accurate voltage and current gain values are being provided.

This paper is organized as follows. Section 2 describes the bulk-driven CCII. Section 3 presents the results and discussions. Section 4 concludes the paper.

2 Bulk Driven Current Conveyor

Fig. 1a shows a positive CCII based on an amplifier operating with unity-gain negative feedback, ensuring $V_X = V_Y$, and $I_Z = I_X$. Fig. 1b shows the transistor level of the BD-CCII. This circuit consists of a X-Y voltage follower part (M1-M3, M5-M8) and a current repetition

* Corresponding author: abdelaziz.lberni@usmba.ac.ma

part (M4, M9), creating a current amplifier with unity gain and the Z output terminal of the CCII.




Fig. 1. CMOS Bulk driven CCII Circuit.

A differential amplifier is formed by the transistors M1-M2 and the current sinks M6 and M7. The second stage of the internal amplifier is made up of the transistor M3 and the current sink M8. The bulks of M2 and M3 are connected together to the amplifier output. Through this connection, a negative feedback loop is closed, which creates a voltage buffer of unity gain. Shorting together the bulks of M2 and M3 ensures that their threshold voltages change with the input signal in the same way. As a result, the voltage gain is more accurate. The internal amplifier would offer poor CMRR performance without this connection. This would decrease the voltage gain accuracy in the voltage follower, making its value greater than 1. It should be mentioned that this circuit can be easily extended to multi-outputs (positive or negative) using cross-coupled current mirror techniques.


3 Simulation results and discussions

We coded the optimization algorithm in C language. The optimization was conducted on an Intel Core i7-7820HQ computer with 2.9GHz and 16G memory. The BD-CCII circuit is discussed and designed using CMOS 0.18 μm process. This circuit was optimized and designed for $I_B=2$ nA, $V_{DD}=0.3\text{V}$, yet it will also operate with higher V_{DD} and higher bias current (up to 100 nA), resulting in a larger bandwidth. The maximum biasing current depends on the V_{DD}/V_{th} ratio; hence, using a process with a lower V_{th} the current could be increased significantly. Here, the bias current has been obtained for a minimum V_{DD} for the given V_{th} voltages of the used technology.


The transistor's sizes were obtained in $\mu\text{m}/\mu\text{m}$ as: $M_{1,2}=20/1$, $M_{3,4} = 10 \times 32/1$, $M_5= 20/0.36$, $M_{6,7} = 10 \times 34.28/0.36$, $M_8= 10 \times 33.69/0.36$ and $M_9= 10 \times 30/0.36$. The ratios W/L are relatively high in order to reduce the

VGS voltages of MOS transistors for a given bias current, and to minimize their offset and flicker noise. The channel widths and lengths were determined during the optimization to meet the requirement $|V_{GSi}| \approx V_{DD}/2$ (see Fig. 1, where V_{GSi} denotes the quiescent gate-source voltage of the i^{th} transistor. Hence, this provides the largest possible voltage headroom for process and temperature changes and signal swings.

Fig. 2 present the simulated magnitude response of the current and the voltage follower. The dc gains were +10 mdB (0.999 A/A) and +13 mdB (0.998 V/V), respectively. This shows that a high-accuracy voltage and current follower can be built with relatively LV gain of the internal amplifier and the current repetition circuit (M4, M9).



(a) Voltage gain response.




(b) Current gain response.

Fig. 2. Frequency characteristics of BD-CCII, $C_L=30\text{pF}$.


The -3dB bandwidth I_Z/I_X and the -3dB bandwidth V_X/V_Y were 2.28 MHz and 2.79 kHz, respectively. Despite the large capacitance (here 30pF) of this circuit, it can operate without any compensation while remaining precise in both its voltage and current gain values.

The voltage follower sine-wave simulation with the Y input of 200mV and 1kHz frequency is given in Fig. 3a. Fig. 3b presents the step response when a 200mV and a 1kHz square signal were applied to the input (Y terminal). The slew rate SR- and SR+ was 1.3V/ms and 2V/ms, respectively. The SR was mainly limited by the

output stage that is the class A amplifier. This problem can be resolved by a class AB stage.



(a) sine wave response V_X and V_Y .



(b) step response V_X and V_Y .

Fig. 3. BD-CCII transient response.

Fig.4 present the dc characteristic of the circuit as well as voltage error. The error ranged from -33 mV to 11 mV respectively for V_Y ranging from 0 mV to 300 mV.




Fig. 3. DC characteristic of the BD-CCII.

Table 1 and Table 2 show respectively the worst-case corners result of the BD-CCII over temperature and process changes. The temperature changes were -10°C, 27°C and 70°C; and the process corners were fast-slow

(FS), slow-fast (SF), fast-fast (FF) and slow-slow (SS). The results in those Tables are good confirming the robustness of the optimized CCII over temperature and process analysis.

Table 1. BD-CCII performance analysis over process corners.

Parameter (27°C)	SS	SF	TT	FS	FF
Power [nW]	36.2	36.5	37	37.8	38.9
-3dB bandwidth V_Z/V_X [kHz]	2.45	2.62	2.79	2.83	2.97
-3dB bandwidth I_Z/I_X [MHz]	1.05	1.21	1.3	1.37	1.48
Voltage gain V_Z/V_X [-]	0.998	0.998	0.998	0.999	0.999
Current gain I_Z/I_X [-]	0.998	0.999	0.999	0.999	0.999

Table 2. BD-CCII performance analysis over temperature corners.

Parameter (TT corners)	-10°	27°	70°
Power consumption [nW]	36.0	37	38.5
-3dB bandwidth V_Z/V_X [kHz]	3.00	2.79	2.41
-3dB bandwidth I_Z/I_X [MHz]	1.30	1.28	0.99
Voltage gain V_Z/V_X [-]	0.998	0.998	0.999
Current gain I_Z/I_X [-]	0.999	0.999	0.999

Table 3 gives the obtained results of the circuit for $V_{DD} = 0.3$ V and its comparison with the previously published. The studied circuit and the one in reference [22] offer the lowest supply voltage and the highest V_{th}/V_{DD} and V_{in-max}/V_{DD} ratios. The presented circuit also offers the lowest bias current and the highest slew rate and R_Z resistance.

Table 23. BD-CCII performance analysis over process corners.

Parameter	This work	[12]	[21]	[22]	[23]
CMOS technology [μm]	0.18	0.18	0.18	0.18	0.18
Supply voltage [V]	0.3	± 0.5	± 0.4	0.3	0.5
Bias current [nA]	2	-	-	2.5	-
Power consumption [nW]	37	10E3	64E3	19	30E3
Slew rate [V/ms]	2.7	-	-	2	-
Input resistance R_X [Ω]	52E3	42	27	56E3	260
Resistance R_Y [$M\Omega$]	743	$\approx \infty$	$\approx \infty$	703	$\approx \infty$
Resistance R_Z [$M\Omega$]	112	53	0.89	94.7	0.113
-3dB bandwidth V_Z/V_X [kHz]	2.79	4.8E3	14E3	4.1	11E3
-3dB bandwidth I_Z/I_X [MHz]	1.28	8.2E3	13E3	39.2	10E3
Voltage gain [V/V]	0.999	1	1	0.999	0.996
Current gain [A/A]	0.999	1	1	0.9987	0.998
$100*(V_{th}/V_{DD})[\%]$	166	50	62	166	100
$100*(V_{in,max}/V_{DD})[\%]$	100	100	95	100	80

The -3dB frequency of the current gain was considerably larger than the -3dB bandwidth of the voltage gain, as expected. Note that the larger V_{DD} increases the bandwidth of both gains, as larger bias currents are possible. Hence, using a process with lower V_{th} , a much higher bandwidth could be achieved with the same structure. In addition, cascode connections could be used, which increases the circuit accuracy. Such a CCII design is suitable for biomedical applications in which the frequency ranges of signals ranging from sub-hertz up to 10 kHz and the LV LP consumption are the main concern.

4 Conclusion

This paper discusses the design and optimization of an ultra-low voltage and low power bulk-driven CCII. The optimized circuit is simple, compact and able to operate at 0.3 V, with a consumption power of 37 nW. The extremely low power supply was achieved with a non-tailed BD differential stage amplifier. In spite of high load capacitances, this circuit provides high current and voltage gains accuracy without using any compensation, thereby allowing circuit area to be reduced. In typical conditions as well as in the process/temperature corners, the circuit has shown excellent performances. Compared to previous works, the optimized circuit provides better ratios V_{th}/V_{DD} and V_{in-ma}/V_{DD} , slew rate, -3dB bandwidth, and bias current, within a compact and reliable structure.

References

1. A. Lberni, M. A. Marktani, A. Ahaitouf and A. Ahaitouf, "Adaptation of the Whale Optimization Algorithm to the Optimal Sizing of Analog Integrated Circuit: Low Voltage Amplifier Performances," *2020 IEEE 2nd International Conference on Electronics, Control, Optimization and Computer Science (ICECOCS)*, 2020, pp. 1-6, doi: 10.1109/ICECOCS50124.2020.9314428.
2. A. Lberni, A. Sallem, M. A. Marktani, A. Ahaitouf, N. Masmoudi and A. Ahaitouf, "An efficient Multi-Objective Simulation-based Approach for Low Voltage Low Power Analog ICs," *2020 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)*, 2020, pp. 1-5, doi: 10.1109/DTS48731.2020.9196166.
3. F. Khateb, S.B.A. Dabbous, and S.Vlassis. A survey of non- conventional techniques for low-voltage low-power analog circuit design. *Radio-engineering*, 22(2) :415–427, 2013.
4. F. Khateb and T. Kulej. Design and implementation of a 0.3-v differential difference amplifier. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 66(2):513–523, 2018.
5. T. Kulej and F. Khateb. Design and implementation of sub 0.5-v otas in 0.18- μ m cmos. *International Journal of Circuit Theory and Applications*, 46(6):1129–1143, 2018.
6. A. Lberni, M. A. Marktani, A. Ahaitouf and A. Ahaitouf, "Efficient butterfly inspired optimization algorithm for analog circuits design," *Microelectronics Journal*, 113:105078, 2021.
7. A. Lberni, A. Ahaitouf, M. A. Marktani and A. Ahaitouf, "Sizing of second generation current conveyor using evolutionary algorithms," *2019 International Conference on Intelligent Systems and Advanced Computing Sciences (ISACS)*, 2019, pp. 1-5, doi: 10.1109/ISACS48493.2019.9068896.
8. R. Carvajal, A. Torralba, J. Tombs, F. Munoz and J. Ramírez-Angulo, "Low Voltage Class AB Output Stage for CMOS Op-Amps Using Multiple Input Floating Gate Transistors," *Analog Integrated Circuits and Signal Processing* 36, 245–249 (2003).
9. J. M. A. Miguel, A. J. Lopez-Martin, L. Acosta, J. Ramirez-Angulo and R. G. Carvajal, "Using Floating Gate and Quasi-Floating Gate Techniques for Rail-to-Rail Tunable CMOS Transconductor Design," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 7, pp. 1604–1614, July 2011, doi: 10.1109/TCSI.2011.2157782.
10. Safari, L., Azhari, S.J. An ultra-low power, low voltage tailless QFG based differential amplifier with High CMRR, rail to rail operation and enhanced slew rate. *Analog Integrated Circuits and Signal Processing* 67, 241–252 (2011).
11. R. Gupta and S. Sharma. "Quasi-floating gate mosfet based low voltage current mirror," *Microelectronics Journal*, 43(7):439–443, 2012.
12. F. Khateb, N. Khatib, and D. Kubánek. "Novel ultra-low-power class ab ccii+ based on floating-gate folded cascode ota," *Circuits, Systems, and Signal Processing*, 31(2):447–464, 2012.
13. T. Sharan and V. Bhadauria. "Fully differential, bulk-driven, class ab, sub-threshold ota with enhanced slew rates and gain," *Journal of Circuits, Systems and Computers*, 26(01):1750001, 2017.
14. F. Khateb, T. Kulej, and S. Vlassis. "Extremely low-voltage bulk-driven tunable transconductor," *Circuits, Systems, and Signal Processing*, 36(2):511–524, 2017.
15. X. Zhao, Q. Zhang, L. Dong, and Y. Wang. "A hybrid-mode bulk-driven folded cascode ota with enhanced unity-gain bandwidth and slew rate," *AEU-International Journal of Electronics and Communications*, 94:226–233, 2018.
16. T. Sharan and V. Bhadauria. "Sub-threshold, cascode compensated, bulk-driven otas with enhanced gain and phase-margin," *Microelectronics Journal*, 54:150–165, 2016.
17. H. Veldandi and R. A. Shaik. "Low-voltage pvt-insensitive bulk- driven ota with enhanced dc gain in 65-nm cmos process," *AEU-International Journal of Electronics and Communications*, 90:88–96, 2018.
18. A. Lberni, A. Sallem, M. A. Marktani, A. Ahaitouf, N. Masmoudi and A. Ahaitouf, "Simulation-based optimization for automated design of analog/rf circuits," In *WITS 2020*, pages 389–399. Springer, 2022.
19. A. Lberni, M. A. Marktani, A. Ahaitouf and A. Ahaitouf, "Application of hpsgwo to the optimal sizing of analog active filter," in *International Conference on Electronic Engineering and Renewable Energy*, 309–315, Springer, 2020.
20. A. Sallem, B. Benhala, M. Kotti, M. Fakhfakh, A. Ahaitouf, and M. Loulou. "Application of swarm intelligence techniques to the design of analog circuits: evaluation and comparison." *Analog*

- Integrated Circuits and Signal Processing, 75(3):499–516, 2013.
21. F. Khateb, N. Khatib, and D. Kubánek. "Novel low-voltage low-power high-precision ccii± based on bulk-driven folded cascode ota," *Microelectronics Journal*, 42(5):622–631, 2011.
 22. F. Khateb, T. Kulej, and M. Kumngern. "0.3 v bulk-driven current conveyor." *IEEE Access*, 7:65122–65128, 2019.
 23. G. Raikos, S. Vlassis, and C. Psychalinos. "0.5 v bulk-driven analog building blocks." *AEU-International Journal of Electronics and Communications*, 66(11):920–927, 2012.