

# Performance evaluation of SRAM design using different field effect transistors

*Venkataiah C<sup>1</sup>, Mallikarjuna Rao Y<sup>2</sup>, Manjula Jayamma<sup>3</sup>, Linga Murthy M K<sup>4</sup>, Feroz Shah Ahmed S<sup>5</sup>, Laith H. Alzubaidi<sup>5</sup>*

<sup>1</sup>Department of Electronics & Communication Engineering, Rajeev Gandhi Memorial College of Engineering and Technology, Nandyal, Andhra Pradesh, 518501 INDIA

<sup>2\*</sup><sup>5</sup>Department of Electronics & Communication Engineering, Santhiram Engineering College, Nandyal, Andhra Pradesh, 518501 INDIA

<sup>3</sup>Department of Computer Science Engineering, SVR Engineering College, Nandyal, Andhra Pradesh, 518501 INDIA

<sup>4</sup>Sr.Assistant Professor, ECE Department, Lakireddy Bali Reddy College of Engineering (Autonomous), Mylavaram, Krishna District-521230, Andhra Pradesh, INDIA

<sup>5</sup>The Islamic University, Faculty of Engineering, Najaf, Iraq

**Abstract.** SRAM (Static Random Access Memory) is one of the type of memory which holds the data bit without periodic refreshment. Compared with DRAM (Dynamic Random Access Memory) which requires periodic refreshment of data bit stored in it. Unlike Dynamic RAM, Static RAM uses a flip-flop circuit to store each data bit, whereas Dynamic RAM uses a capacitor to store the data bit. But capacitor has tendency of losing charge which requires periodic refreshment. Thus SRAM perform better and have more stability than DRAM especially in idle state. In this work, we analysed the performance of the SRAM cell which are built with different field effect transistors and calculated the Write and Read delays, PDP (Power Delay Product) and Static Noise Margin (SNM) for all types of transistors. SRAM cell which is based on the CNT technology with optimized parameters of CNT density, CNT diameter and CNTFET flat band voltage has the better performance and stability compared with other device technologies. Optimized CNTFET SRAM cell compared with the MOSFET based SRAM the write and read delays are improved by 85.8% and 94.3% respectively. All the simulations have been carried out using HSPICE tool for 32nm technology node.

Keywords


SRAM, CNTFET, DRAM, FINFET, GNRFET.

## 1 Introduction

Mostly SRAM cells are built with MOSFET, but as the channel length of the MOSFET enters into the nano-meter range the short channel effects will threatens the performance of


\* Corresponding author: arjunyamarthy@gmail.com

the SRAM. To Overcome these short channel effects, we can opt the different type of field effect transistors in place of the MOSFET, CNTFET and FINFET. CNTFET(Carbon Nano Tube Field Effect Transistor) is a type of transistor that uses the carbon nanotubes as channel material instead of semiconductor material like silicon [1-3]. In CNTFET, the CNT(Carbon Nano Tube) serves as the semiconductor channel between the source and the drain terminals similar conventional MOSFETs as shown in Fig 1. These Carbon Nano Tubes are made of carbon atoms that are arranged in two-dimensional honey-comb lattices. CNTFETs have potential to revolutionize the field of electronics and enable the development of new technologies that are not possible with traditional silicon based devices [4-7].




**Fig 1.** Carbon Nano Tube Field Effect Transistor.

A FinFET (Fin Field-Effect Transistor) is a type of 3D transistor that is widely used in modern electronic devices and many other digital systems. In planar FET the Gate is placed above the channel and there is leakage current flowing from the source to drain when the gate is off. But in FinFET the channel is thin vertical fin and gate is wrapped around it as in Fig 2. This help in better controlling of the channel and thus reducing the leakage current and improving the electrical properties. FinFETs, however, are highly scalable, meaning that they can be manufactured at increasingly smaller process nodes, allowing for higher transistor density and improved performance [8-12].



**Fig 2:** Fin Shaped Field Effect Transistor.

G NRFET (Graphene Nanoribbon Field-Effect Transistor) is a type of transistor that uses graphene nanoribbon as the channel [13-15]. Graphene nanoribbons are narrow strips of graphene, a single layer of carbon atoms arranged in a hexagonal lattice structure. G NRFETs have several advantages over other types of transistors and that consume low power and have high performance compared to MOSFET. This makes G NRFET a promising technology for future electronic devices due to their unique properties and high performance applications[16-23].




**Fig 3:**Graphene Nano Ribbon Field Effect Transistor.

## 2 SRAM design and operation

SRAM (Static Random Access Memory) is a type of memory cell used in many digital applications. It is called “static” because it does not require periodic refresh cycles to maintain its contents, unlike Dynamic RAM (Random Access Memory), which requires a constant refresh.

The 6T SRAM cell consists of six transistors in which four transistors are arranged in a cross-coupled latch configuration. The two cross-coupled inverters store the binary value of 0 or 1, and the two access transistors provide read and write access to the cell. These access transistors are controlled by a word line, which is used to select the cell for read or write operations.



**Fig 4:**Schematic of 6T SRAM Cell

### Write Operation:

Let assume that memory cell has to hold bit one which means  $Q=1$  and  $QB=0$ . Apply high voltage to write line i.e., ( $WL=1$ ). Then Supply high voltage (1v) to BL and low voltage (0v) to BLB. The voltages that we applied through BL and BLB will get to Q and QB then the data bit will continuously latch between two cross coupled inverters. And make write like as low then hold of bit takes place.


### Read Operation:

Let assume that memory is already holding bit one i.e., ( $Q=1$  and  $QB=0$ ). In order to perform read operation we should make word line as high ( $WL=1$ ). Now voltage from the Q will flow into BL and QB will flow into BLB. BL and BLB terminals are connected to sense amplifier which gives amplified differential voltage between BL and BLB. By observing the output voltage from the sense amplifier, we can identify the data that is stored in SRAM cell.

### Hold Operation:


To perform the hold operation we should make the word line as low ( $WL = 0$ ). Then the data bit we stored in the SRAM cell will continuously latch up in the cross coupled inverters.

## 3 Simulation results



**Fig 5.** Write Operation Of 6T SRAM

Here are the simulation results of the 6T SRAM which is basically built with 32nm CMOS technology and comparison of performance metrics of the 6T SRAM which are built with different FETs (Field Effect Transistors).




**Fig 6.** Read Operation Of 6T SRAM.


By observing the Table 1 we can conclude that CNTFET has the lower read and write delays compared with different field effect transistors. The power dissipation of different Field Effect Transistor during the read and write operation is interpreted in Table 1. Other than the MOSFET different FETs have the lower power dissipation. Power Delay Product (PDP) is a metric used to measure the efficiency of digital circuit. It is defined as the product of the power consumed by the circuit and delay of the circuit. Table 1 consists the read and write PDPs of the different field effect transistors.

**Table 1:** Read, write delays and power analysis of SRAM using different Field Effect Transistors


Different FETs	Write Delay(ps)	Read Delay(ps)	Write Power(uw)	Read Power(uw)	Write PDP(W.s)	Read PDP(W.s)
MOSFET	30.15	5.12	19.04	0.98	5.07E-16	5.05E-16
FINFET	10.11	2.52	0.43	0.014	7.66E-18	7.01E-19
G NRFET	4.32	2.50	0.10	0.014	9.65E-19	3.80E-20
CNTFET	4.29	0.27	0.45	0.022	4.33E-19	6.07E-21



**Fig7:** Read, write delay analysis of SRAM using different Field Effect Transistors.



**Fig 8:** Read, write power analysis of SRAM using different Field Effect Transistors.




**Fig 9:** Read, write power delay product analysis of SRAM using different Field Effect Transistors.

Static Noise Margin(SNM) is a measure of the sensitivity of a SRAM cell to noise. Hold SNM represents the ability of SRAM to retain the stored data in absence of word line. Write SNM refers the minimum voltage required to feed new value into SRAM cell and Read SNM refers to the ability to prevent the SRAM cell to flip the stored value while

stored value is being read. Hold, Read and Write SNMs of 6T SRAM which are built with different FETs are interpreted into Table 2.

**Table 2:** Hold, Write and Read SNMs of 6T SRAM with Different Field Effect Transistors.

Different FETs	Hold SNM(V)	Read SNM(V)	Write SNM(V)
MOSFET	0.45	0.41	0.11
FINFET	0.36	0.72	0.14
G NRFET	0.35	0.55	0.17
CNTFET	0.30	0.52	0.20




**Fig 10:** Hold, Write and Read SNMs of 6T SRAM with Different Field Effect Transistors.

Among the different FETs, CNTFET has less read and write delays, power dissipation and has the marginal SNM. We can also improve the performance of the SRAM by adjusting the different parameters of CNTFET i.e.. diameter of the CNT (Dcnt), Number of the CNT tubes (Ncnt) and flat band voltage(Vfb).As the diameter of the CNT (Dcnt) increases the read and write delays of the SRAM will decreases. This is because larger diameter of CNTs has the lower resistance and capacitance, which allows the transistor to have faster switching speed. Read and Write Delays of the CNTFET SRAM by varying the diameter of the CNTs are interpreted in Table 3.

**Table 3:** Write and read Delays of SRAM by varying the diameter of CNT.

Diameter of CNT(nm)	Write Delays(ps)	Read Delay(ps)
1nm	4.51	1.92
2nm	4.15	3.32
3nm	4.32	3.85
4nm	3.85	4.09
5nm	3.78	4.38




**Fig 11:** Write and read Delays of SRAM by varying the diameter of CNT.

Flat band voltage ( $V_{fb}$ ) plays a crucial role in determining the threshold voltage and the performance of a CNTFET. A higher flat band voltage can result in a higher threshold voltage which can negatively impact the performance of the SRAM. Table 4 shows the read and write delays of SRAM with variable flat band voltage.

**Table 4:** Write and Read Delays of SRAM by varying the Flat band Voltage

Flatband Voltage( $V_{fb}$ )	Write Delays(V)	Read Delay(V)
0v	4.29	0.43
0.04v	4.62	0.56
0.08v	4.95	0.63
0.12v	4.58	0.74
0.16v	5.64	1.17
0.20v	6.04	1.59




**Fig 12:** Write and Read Delays of SRAM by varying the Flat band Voltage.




In a CNTFET, the number of CNT tubes used in the device can also have significant impact on its electrical properties and performance. Table 5 is composed of the varying CNT tubes with decrease in read and write delays of SRAM. Analysing the figure 14 that we can conclude that 1V VDD has less read and write delays compared to the other voltage ranges.

**Table 5:** Write and Read delays of SRAM by varying the Number of CNT tubes

Number of CNT Tubes	Write Delays(ps)	Read Delay(ps)
1	5.43	0.613
2	5.36	0.610
3	5.35	0.598
4	5.35	0.594
5	5.35	0.591



**Fig 13:** Write and Read delays of SRAM by varying the Number of CNT tubes.



**Fig 14:** Read and write delays of SRAM by varying the VDD using Different FETs.

## 4 Conclusions

SRAM is the most used memory in many applications and it perform better way and have more stability than DRAM. In this work, we have analysed the performance of the 6T SRAM cell which is built by using the different field effect transistors. We have used the different field effect transistors such as FinFET, GNRFET and CNTFET to design a SRAM. All the SRAM design have compared with the conventional MOSFET designs. The comparison of simulation results have done at 32nm technology node which shows the delays, power dissipation, power delay product and static noise margin(SNM) is more marginal for CNTFET compared to other different FETs. Optimized CNTFET SRAM cell compared with the MOSFET based SRAM the write and read delays are improved by 85.8% and 94.3% respectively.

## References

1. J. Appenzeller, "Carbon Nanotubes for High Performance Electronics—Progress and Prospect," Purdue e-Pubs, (2008)
2. Y. B. Kim, "Design methodology based on Carbon Nanotube Field Effect Transistor (CNFET)," Comp Eng Diss, (2011)
3. J. Srinivas Rao, Suresh Kumar Tummala, Narasimha Raju Kuthuri, Comparative investigation of 15 Level and 17 level cascaded h-bridge MLI with cross h-bridge MLI fed permanent magnet synchronous motor, Indonesian Journal of Electrical Engineering and Computer Science, 21(2), pp: 723-734, (2020)
4. A. Rahman, Jing Guo, S. Datta, and M.S. Lundstrom, "Theory of Ballistic Nanotransistors," IEEE Transactions on Elect Dev, **50**, No. 10, 1853-1864, Sept (2003)
5. S. R. Prasad S, B. K. Madhavi, and K. L. Kishore, "Design of Low-Leakage CNTFET SRAM Cell at 32nm Technology using Forced Stack Technique," Int Jour of Eng Res and Appl (IJERA), ISSN:2248-9622, **2**, No. 1,805-808, January-February (2012)
6. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Insertion of optimal number of repeaters in pipelined nano interconnects for transient delay minimization", Circuit systems and signal processing, February, (2019).
7. Tummala, S.K., Kosaraju, S. & Bobba, P.B. Optimized power generation in solar using carbon substrate for reduced greenhouse gas effect. Appl Nanosci 12, 1537–1543 (2022).
8. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "FDTD algorithm to achieve absolute stability in performance analysis of SWCNT interconnects", Jour of comp elect, June, (2018).
9. S. R. Prasad S, B. K. Madhavi, and K. L. Kishore, "High-Performance Memory Cell Design at 32nm Technology based on CNTFET for Low-Power Embedded Systems," Inter Jour of Adv in Sci and Tech (IJAST), **3**, No. 4, 46-52, October (2011)
10. Davu, S.R., Tejavathu, R. & Tummala, S.K. EDAX analysis of poly crystalline solar cell with silicon nitride coating. Int J Interact Des Manuf (2022).
11. P. Mishra, A. Muttreja, N.K. Jha, FinFET Circuit Design, Springer, (2011)
12. M. U. Mohammed, A. Nizam, and M. H. Chowdhury, "Performance Stability Analysis of SRAM Cells Based on Different FinFET Devices in 7nm Technology," in Proceedings of the 2018 IEEE SOI-3D-Subthres Microelect TechUnif Conf (S3S), Burlingame, CA, USA, 1-3, (2018)
13. Suresh Kumar Tummala, Phaneendra Babu Bobba & Kosaraju Satyanarayana (2022) SEM & EDAX analysis of super capacitor, Advances in Materials and Processing Technologies, 8:sup4, 2398-2409,

14. S.G Sai, N Aivelu, P.C Manga, and Sekhar, "Design and Simulation of FinFET based digital circuits for low power applications," in Proceedings of the 2020 IEEE Inter Stud's Conf on Electr, Elect and Comp Sci (SCEECS), Bhopal, India, 1-5, (2020)
15. V. Sikarwar, S. Khandelwal, and S. Akashe, "Optimization of Leakage Current in SRAM Cell using Shorted Gate DG FinFET," in Proceedings of the 3rd Inter Conf on Adv Comp and Comm Tech (ACCT), Rohtak, 166-170, (2013)
16. Tummala, S.K., Indira Priyadarshini, T., Morphological Operations and Histogram Analysis of SEM Images using Python, *Indian Journal of Engineering and Materials Sciences*, 2022, 29(6), pp. 794–798
17. Liu, Z., Kursun, V., "Characterization of A Novel Nine-Transistor SRAM Cell," *IEEE Trans on Ver Lar-ScaInte (VLSI) Sys*, **16**,488-492, (2008)
18. Y. Yoon, G. Fiori, S. Hong, G. Iannaccone, and J. Guo, "Performance Comparison of Graphene Nanoribbon FETs With Schottky Contacts and Doped Reservoirs," *IEEE Trans on Elect Dev*, **55**, No. 9, 2314-2323, (2008)
19. M. Gholipour, Y. Chen, A. Sangai, N. Masoumi, and D. Chen., "Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNR-FETs with Performance Snaalysis," *IEEE Trans on Ver Lar-ScaInte (VLSI) Sys*, **24**, No. 2,650-663, (2016)
20. Karthik Rao, R., Bobba, P.B., Suresh Kumar, T., Kosaraju, S., Feasibility analysis of different conducting and insulation materials used in laminated busbars, *Materials Today: Proceedings*, 2019, 26, pp. 3085–3089.
21. P. Singh, R. Chandel, and N. Sharma, "Stability Analysis of SRAM Cell using CNT And GNR Field Effect Transistors," in Proceedings of the 10th International Conference on Contemporary Computing (IC3), 1-6, Noida, India, August (2017)
22. Predictive Technology Model (PTM), 2012. <http://www.eas.asu.edu/PTM> (last accessed in December 2020)
23. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Signal integrity analysis for coupled SWCNT interconnects using stable recursive algorithm", *Microelect Jour*, volume. **74**,13-23, April, (2018).
24. C.Venkataiah, V.N.V. Satya Prakash, K. Mallikarjuna and T. Jayachandra Prasad, "Investigating the effect of chirality, oxide thickness,temperature and channel length variation on a threshold voltage of MOSFET, GNR-FET, and CNT-FET", *Jour of mech of conti and math sci*, 232-244, September, (2019).
25. Vijay Rao Kumbhare, Punya Prasanna Paltani, C. Venkataiah, and Manoj Kumar Majumder "Analytical Study of Bundled MWCNT and Edged-MLG NR Interconnects: Impact on Propagation Delay and Area", *IEEE Trans on Nanotec*, **18**, 606-610, June, (2019).
26. M. Gholipour, Y. Chen, A. Sangai and D. Chen, "Highly Accurate SPICE-Compatible Modeling for Single- and Double-Gate GNR-FETs with Studies on Technology Scaling," in Proceedings of the 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany,1-6, (2014)
27. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Crosstalk induced performance analysis of single walled carbon nanotube interconnects using stable finite difference time domain model", *Jour of nanoelect and optoelect*, **12**,1-10, June, (2018).
28. Y. Chen, M. Gholipour, A. Rogachev, A. Sangai, and D. Chen, "SPICE Model of Graphene Nanoribbon FETs (GNRFET)," 2013. <https://nanohub.org/resources>. (last accessed in December 2020)
29. M. Elangovan and K. Gunavathi, "Stability Analysis of 6T CNT-FET SRAM Cell for Single and Multiple CNTs," in Proceedings of the 4th Inter Conf on Dev, Circ and Sys (ICDCS), Coimbatore, India, 63-67, (2018)