Article citations

Download citation

Design and Implementation of POSIT Based Adder and Multiplier in Verilog HDL

Rambabu Sanivarapu, Mallikarjuna Rao Y., Venkataiah C., Linga Murthy M.K., Laith H. Alzubaidi and Vyeshikha

E3S Web Conf., 391 (2023) 01184

DOI: https://doi.org/10.1051/e3sconf/202339101184

Back to the article