EDP Sciences logo
Web of Conferences logo
Search
Menu
All issues Volume 229 (2021) E3S Web Conf., 229 (2021) 01025 References
Open Access
Issue
E3S Web Conf.
Volume 229, 2021
The 3rd International Conference of Computer Science and Renewable Energies (ICCSRE’2020)
Article Number 01025
Number of page(s) 5
DOI https://doi.org/10.1051/e3sconf/202122901025
Published online 25 January 2021
  1. S. Dhouib, E. Senn, J.-P. Diguet, D. Blouin, and J. Laurent, “Energy and power consumption estimation for embedded applications and operating systems”. In Journal of Low Power Electronics, Vol. 5, no. 4, pp. 416–428, (2009). [CrossRef] [Google Scholar]
  2. A.K. Biswas, S.K. Nandy, Role based shared memory access control mechanisms in NoC based MP-SoC, In Nano Communication Networks 7 (2016) 46–64, (2016). [CrossRef] [Google Scholar]
  3. K. Patel, E. Macii, M. Poncino. Synthesis of partitioned shared memory architectures for energysufficient multi-processor SoC. In Proceedings Design, Automation and Test in Europe Conference and Exhibition, (2004). [Google Scholar]
  4. J. Zhang, Z. Yu, Z. Yu, K. Zhang, Z. Lu, and A. Jantsch. Efficient distributed memory management in a multicore H.264 decoder on FPGA, In Symposium on System on Chip, pp. 1–4, Oct, (2013). [Google Scholar]
  5. M. Monchiero, G. Palenno, C. Silvano and O. Villa, Exploration of distributed shared memory architectures for NoC-based multiprocessors, In International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pp. 144-151(2006). [Google Scholar]
  6. K. Aamali, M. Sadik, A. Alali, Z. El.Hariti, 2019. Literary Study of Memory Architectures for Multiprocessor System on Chip (MPSoC). Journal of Advance Research in Dynamical & Control Systems, Vol. 11, Special Issue (2019). [Google Scholar]
  7. A. Raghunathan, S. Dey, Niraj K. Jha, 1996. RegisterTransfer Level Estimation Techniques for Switching Activity and Power Consumption. In IEEE, International Conference on ComputerAided Design, pages 158-165 (1996). [Google Scholar]
  8. Gordon E. Moore. Cramming more components onto integrated circuits, Electronics, Volume 38, Number 8 (1965). [Google Scholar]
  9. C.A. Mack. Fifty Years of Moore’s Law, IEEE Transactions on Semiconductor, Manufacturing Volume: 24, Issue 2 (2011). [Google Scholar]
  10. K. Tiri, I. Verbauwhede. A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation, Proceedings of the Design, In Automation and Test in Europe Conference and Exhibition (DATE’04) 1530-1591/04 IEEE (2004). [Google Scholar]
  11. M. Kammoun, A.B. Atitallah, R.B Atitallah, N. Masmoudi. Design exploration of efficient implementation on SoC heterogeneous platform: HEVC intra prediction application, In International journal of circuit theory and application Int. J. Circ. Theor (2016). [Google Scholar]
  12. K. M. Ali, R. B. Atitallah, N. Fakhfakh, and J.-L. Dekeyser, Exploring HLS optimizations for efficient stereo matching hardware implementation. In International Symposium on Applied Reconfigurable Computing. Springer, pp. 168–176(2017). [CrossRef] [Google Scholar]
  13. A. Ardeshiricham, W. Hu, J. Marxen and R. Kastner. Register Transfer Level Information Flow Tracking for Provably Secure Hardware Design, In Design, Automation and Test in Europe (2017). [Google Scholar]
  14. R. Garibotti, A. Butko, L. Ost, A. Gamati, G. Sassatelli, C. AdeniyiJones, Efficient Embedded Software Migration towards Clusterized Distributed-Memory Architectures, S, Vol. 00, NO. 00 (2015). [Google Scholar]
  15. J.AX. G. Sievers, J. Daberkow, M. Flasskamp, M. Vohrmann Jungeblut, W. Kelly, M. Porrmann, U. Rückert, CoreVA PSoC: A Many-core Architecture with Tightly Coupled ared and Local Data Memories. In Journal of Latex Class Files, Vol. 14, No. 8 (2015). [Google Scholar]
  16. J. Protié, M. Tomagevié, V. Milutinovié,. A Survey of Distributed Shared Memory Systems, Proceedings of the 28th Annual Hawaii International Conference on System Sciences (1995). [Google Scholar]
  17. Zhe-Mao Hsu, Jen-Chieh Yeh, and I-Yao Chuang, An Accurate System Architecture Refinement Methodology with Mixed Abstraction-Level Virtual Platform, 978-3-9810801-6-2/DATE10 © 2010 EDAA, (2010). [Google Scholar]
  18. G. Guindani, C. Reinbrecht, T. Raupp, N. Calazans, F. Gehm Moraes, NoC Power Estimation at the RTL Abstraction Level, In IEEE Computer Society Annual Symposium on VLSI (2008). [Google Scholar]
  19. Z. El Hariti, A. Alali, M. Sadik, k. Aamali, 2020. Cosimulation of Power and Temperature Models at the SystemC/TLM for a Soft-Core Processor, In Advances in Materials Science and Engineering 2020(3):1-7. [CrossRef] [Google Scholar]
  20. M. Moy, C. Helmstetter, T. Bouhadiba, and F. Maraninchi, , LIBTLMPWT: modeling power consumption and temper-ature in TLM models, In Leibniz Transactions on Embedded Systems (LITES), Vol. 3, no. 3, pp. 1–29 (2016). [Google Scholar]
  21. K. Messaoudi, E. Bourennane, S. Toumi, M. Touiza, A. Yahi, Etude et Implantation des Systèmes de Communication Dans les Systèmes sur Puce (SoCs et SoPCs). In International Conference on Embedded Systems in Telecommunication and Instrumentation, At Annaba, Algeria, Volume: Vol. 01 (2012). [Google Scholar]
  22. S. Mahfuzul Aziz, A cycle-accurate transaction level SystemC model for a serial communication bus, In Computers and Electrical Engineering 35 790–802 (2009). [CrossRef] [Google Scholar]
  23. F. Ghenassia, Transaction-level-modeling withsystemc, STMicroelectronics, France, (2005). [CrossRef] [Google Scholar]
  24. M. Baharloo, R. aligholipour, M. Abdollahi, A. khonsari, A power efficient multiple network-onchip architecture, Computer and Electrical Engineering 83 106578 (2020). [CrossRef] [Google Scholar]
  25. L. Chen, L. Zhao, R. Wang, T.M. Pinkston, MP3: Minimizing Performance Penalty for Powergating of Clos Network-on-Chip, In IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) (2014). [Google Scholar]
  26. T. Bouhadiba, M. Moy, F. Maraninchi, SystemLevel Modeling of Energy in TLM for Early Validation of Power and Thermal Management, In Verimag (UMR CNRS 5104) Grenoble, F-38041, France, (2013). [Google Scholar]
  27. L. Cai, D. Gajski C, . Transaction Level Modeling: An Overview Center for Embedded Computer Systems University of California, lrvine Irvine, CA 92697, USA, (2003). [Google Scholar]
  28. R.B. Atitallah, S. Niar, S. Meftali, J.L. Dekeyser, An MPSoC Performance Estimation Framework Using Transaction Level Modeling, In 13th IEEE, International Conference on Embedded and RealTime Computing Systems and Applications (RTCSA) (2007). [Google Scholar]
  29. A. Alali, A. Assayad, I., and M. Sadik, Modeling and simulation of multiprocessor systems MPSoC by SystemC/TLM2. In International Journal of Computer Science Issues (IJCSI), 11(3), 103.(2014). [Google Scholar]
  30. A. Klimm, O. Sander; J. Becker, A MicroBlaze specific co-processor for real-time hyperelliptic curve cryptography on Xilinx FPGAs, In IEEE International Symposium on Parallel & Distributed Processing (2009). [Google Scholar]
  31. I. Bacivarov and A. Bouchhima, ChronoSym: a new approach for fast and accurate SoC cosimulation, Int. J. Embedded Systems, Vol. 1, Nos. ½, (2005). [Google Scholar]
  32. M.K. Chung, S. Yang, S.H. Lee, C.-M. Kyung, 2005. System-Level HW/SW Co-Simulation Framework for Multiprocessor and Multithread SoC. In IEEE VLSITSA International Symposium on VLSI Design, Automation and Test. (VLSI-TSA-DAT) (2005). [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.