EDP Sciences logo
Web of Conferences logo
Search
Menu
All issues Volume 351 (2022) E3S Web Conf., 351 (2022) 01017 References
Open Access
Issue
E3S Web Conf.
Volume 351, 2022
10th International Conference on Innovation, Modern Applied Science & Environmental Studies (ICIES’2022)
Article Number 01017
Number of page(s) 5
DOI https://doi.org/10.1051/e3sconf/202235101017
Published online 24 May 2022
  1. A. Lberni, M. A. Marktani, A. Ahaitouf and A. Ahaitouf, “Adaptation of the Whale Optimization Algorithm to the Optimal Sizing of Analog Integrated Circuit: Low Voltage Amplifier Performances,” 2020 IEEE 2nd International Conference on Electronics, Control, Optimization and Computer Science (ICECOCS), 2020, pp. 1–6, DOI: 10.1109/ICECOCS50124.2020.9314428. [Google Scholar]
  2. A. Lberni, A. Sallem, M. A. Marktani, A. Ahaitouf, N. Masmoudi and A. Ahaitouf, “An efficient MultiObjective Simulation-based Approach for Low Voltage Low Power Analog ICs,” 2020 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS), 2020, pp. 1–5, DOI: 10.1109/DTS48731.2020.9196166. [Google Scholar]
  3. F. Khateb, S.B.A. Dabbous, and S. Vlassis. A survey of non- conventional techniques for low-voltage low-power analog circuit design. Radioengineering, 22 (2): 415–427, 2013. [Google Scholar]
  4. F. Khateb and T. Kulej. Design and implementation of a 0.3-v differential difference amplifier. IEEE Transactions on Circuits and Systems I: Regular Papers, 66 (2): 513–523, 2018. [Google Scholar]
  5. T. Kulej and F. Khateb. Design and implementation of sub 0.5-v otas in 0.18-pm cmos. International Journal of Circuit Theory and Applications, 46 (6): 1129–1143, 2018. [CrossRef] [Google Scholar]
  6. A. Lberni, M. A. Marktani, A. Ahaitouf and A. Ahaitouf, “Efficient butterfly inspired optimization algorithm for analog circuits design,” Microelectronics Journal, 113: 105078, 2021. [CrossRef] [Google Scholar]
  7. A. Lberni, A. Ahaitouf, M. A. Marktani and A. Ahaitouf, “Sizing of second generation current conveyor using evolutionary algorithms,” 2019 International Conference on Intelligent Systems and Advanced Computing Sciences (ISACS), 2019, pp. 1–5, DOI: 10.1109/ISACS48493.2019.9068896. [Google Scholar]
  8. R. Carvajal, A. Torralba, J. Tombs, F. Munoz and J. Ramirez-Angulo, “Low Voltage Class AB Output Stage for CMOS Op-Amps Using Multiple Input Floating Gate Transistors,” Analog Integrated Circuits and Signal Processing 36, 245–249 (2003). [CrossRef] [Google Scholar]
  9. J. M. A. Miguel, A. J. Lopez-Martin, L. Acosta, J. Ramirez-Angulo and R. G. Carvajal, “Using Floating Gate and Quasi-Floating Gate Techniques for Rail-to-Rail Tunable CMOS Transconductor Design,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 7, pp. 1604–1614, July 2011, DOI: 10.1109/TCSI.2011.2157782. [CrossRef] [Google Scholar]
  10. Safari, L., Azhari, S.J. An ultra-low power, low voltage tailless QFG based differential amplifier with High CMRR, rail to rail operation and enhanced slew rate. Analog Integrated Circuits and Signal Processing 67, 241–252 (2011). [CrossRef] [Google Scholar]
  11. R. Gupta and S. Sharma. “Quasi-floating gate mosfet based low voltage current mirror,” Microelectronics Journal, 43 (7): 439–443, 2012. [CrossRef] [Google Scholar]
  12. F. Khateb, N. Khatib, and D. Kubanek. “Novel ultra-low-power class ab ccii+ based on floatinggate folded cascode ota,” Circuits, Systems, and Signal Processing, 31 (2): 447–464, 2012. [CrossRef] [Google Scholar]
  13. T. Sharan and V. Bhadauria. “Fully differential, bulk-driven, class ab, sub-threshold ota with enhanced slew rates and gain,” Journal of Circuits, Systems and Computers, 26(01):1750001, 2017. [CrossRef] [Google Scholar]
  14. F. Khateb, T. Kulej, and S. Vlassis. “Extremely low-voltage bulk-driven tunable transconductor,” Circuits, Systems, and Signal Processing, 36 (2): 511–524, 2017. [CrossRef] [Google Scholar]
  15. X. Zhao, Q. Zhang, L. Dong, and Y. Wang. “A hybrid-mode bulk-driven folded cascode ota with enhanced unity-gain bandwidth and slew rate,” AEU-International Journal of Electronics and Communications, 94:226–233, 2018. [Google Scholar]
  16. T. Sharan and V. Bhadauria. “Sub-threshold, cascode compensated, bulk-driven otas with enhanced gain and phase-margin,” Microelectronics Journal, 54:150–165, 2016. [CrossRef] [Google Scholar]
  17. H. Veldandi and R. A. Shaik. “Low-voltage pvt-insensitive bulk- driven ota with enhanced dc gain in 65-nm cmos process,” AEU-International Journal of Electronics and Communications, 90:88–96, 2018. [Google Scholar]
  18. A. Lberni, A. Sallem, M. A. Marktani, A. Ahaitouf, N. Masmoudi and A. Ahaitouf, “Simulation-based optimization for automated design of analog/rf circuits,” In WITS 2020, pages 389–399. Springer, 2022. [Google Scholar]
  19. A. Lberni, M. A. Marktani, A. Ahaitouf and A. Ahaitouf, “Application of hpsgwo to the optimal sizing of analog active filter,” in International Conference on Electronic Engineering and Renewable Energy, 309–315, Springer, 2020. [Google Scholar]
  20. A. Sallem, B. Benhala, M. Kotti, M. Fakhfakh, A. Ahaitouf, and M. Loulou. “Application of swarm intelligence techniques to the design of analog circuits: evaluation and comparison.” Analog Integrated Circuits and Signal Processing, 75 (3): 499–516, 2013. [CrossRef] [Google Scholar]
  21. F. Khateb, N. Khatib, and D. Kubanek. “Novel low-voltage low-power high-precision ccii± based on bulk-driven folded cascode ota,” Microelectronics Journal, 42 (5): 622–631, 2011. [CrossRef] [Google Scholar]
  22. F. Khateb, T. Kulej, and M. Kumngern. “0.3 v bulk-driven current conveyor.” IEEE Access, 7:65122–65128, 2019. [CrossRef] [Google Scholar]
  23. G. Raikos, S. Vlassis, and C. Psychalinos. “0.5 v bulk-driven analog building blocks.” AEU-International Journal of Electronics and Communications, 66 (11): 920–927, 2012. [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.