Open Access
| Issue |
E3S Web Conf.
Volume 391, 2023
4th International Conference on Design and Manufacturing Aspects for Sustainable Energy (ICMED-ICMPC 2023)
|
|
|---|---|---|
| Article Number | 01028 | |
| Number of page(s) | 7 | |
| DOI | https://doi.org/10.1051/e3sconf/202339101028 | |
| Published online | 05 June 2023 | |
- Dou Yong & Vassiliadis, G.N. Gaydadjiev, G.K. Kuzmanov, “ 64-bit floating-point FPGA matrix multiplication”, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, 86–95 (2005). [Google Scholar]
- Al-Ghuribi, Sumaia & Thabit Khalid, Matrix Multiplication Algorithms ”, International Journal of Computer Network and Information Security. 12, 74–79 (2012) [Google Scholar]
- Sandhya Rai, Prof. Suresh. S. Gawande, “Survey of Matrix Multiplication using IEEE 754 Floating Point for Digital Image Compression”, International Journal Of Innovative Research in Science, Engineering and Technology, Vol 8 Issue 9 September, (2019). [Google Scholar]
- R. Tanner, “A recursive approach to low complexity codes,” IEEE Trans. Inf. Theory, vol. IT-27, no. 5, pp. 533–547, Sep. (1981). [CrossRef] [Google Scholar]
- M. Lentmaier, A. Sridharan, D. J. Costello, and K. S. Zigangirov, “Iterative decoding threshold analysis for LDPC convolutional codes,” IEEE Trans. Inf. Theory, vol. 56, no. 10, pp. 5274–5289, Oct. (2010). [CrossRef] [Google Scholar]
- C. Fougstedt and P. Larsson-Edefors, “Energy-efficient high-throughput VLSI architectures for product-like codes,” J. Lightw. Technol, vol. 37, no. 2, pp. 477–485, Jan. 15, (2019). [CrossRef] [Google Scholar]
- Y. Cai, W. Wang, W. Qian, J. Xing, K. Tao, J. Yin, S. Zhang, M. Lei, E. Sun, H. Chien, Q. Liao, K. Yang, and H. Chen, “FPGA Investigation on Error-Flare Performance of a Concatenated Staircase and Hamming FEC Code for 400G Inter-Data Center Interconnect, “ J. Lightwave Technol. 37, 188–195 (2019). [CrossRef] [Google Scholar]
- L. M. Zhang and F. R. Kschischang, “Low-complexity soft-decision concatenated LDGM- staircase FEC for high-bit-rate fiber-optic communication f J. Lightw. Technol., vol. 35, no. 18, pp. 3991–3999, Sep. 15, (2017). [CrossRef] [Google Scholar]
- M. Barakatain and F. R. Kschischang, “Low-complexity concatenated LDPC-staircase codes ”, J. Lightw. Technol., vol. 36, no. 12, pp. 2443–2449, Jun. 15, (2018). [CrossRef] [Google Scholar]
- Y. Hilewitz, C. Lauradoux and R. B. Lee, “Bit matrix multiplication in commodity processors,” 2008 International Conference on Application-Specific Systems, Architectures and Processors, Leuven, Belgium, pp. 7–12, d, (2008). [Google Scholar]
- Safonov, I.; Kornilov, A.; Makienko, D. An Approach for Matrix Multiplication of 32- Bit Fixed Point Numbers by Means of 16-Bit SIMD Instructions on DSP. Electronics, 12, 78 (2023). [Google Scholar]
- Qasim, Syed Manzoor & Abbasi, Shuja & AlMashary, Bandar, “A Survey of FPGA Based Design of Matrix Multipliers: Fixed- and Floating-Point Realizations”, (2008). [Google Scholar]
- Prabir Saha, Arindam Banerjee, Partha Bhattacharya, Anup Danapat, “Improved matrix multiplier design for high-speed digital signal processing applications”, (2013) [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.