Open Access
| Issue |
E3S Web Conf.
Volume 399, 2023
International Conference on Newer Engineering Concepts and Technology (ICONNECT-2023)
|
|
|---|---|---|
| Article Number | 01005 | |
| Number of page(s) | 7 | |
| Section | Electronics and Electical Engineering | |
| DOI | https://doi.org/10.1051/e3sconf/202339901005 | |
| Published online | 12 July 2023 | |
- M.R. Stan, A.F. Tenca, M.D. Ercegovac, Long and fast up/down counters, IEEE Transactions on Computers, 47, 7 (1998). [Google Scholar]
- J.R. Yuan, Efficient CMOS counter circuits, Electronics Letters, 24, 21 (1988). [CrossRef] [Google Scholar]
- Avinash Ajane, Paul M. Furth, Eric E. Johnson, Rashmi Lakkur Subramanyam, Comparison of binary and LFSR counters and efficient LFSR decoding algorithm, International Midwest Symposium on Circuits and Systems, (2011). [Google Scholar]
- S. Abdel-Hafeez, S. M. Harb and W. R. Eisenstadt, High speed digital CMOS divide-by- N frequency divider, IEEE International Symposium on Circuits and Systems, (2008). [Google Scholar]
- M. Kondo and T. Watnaba, Synchronous Counter, U.S. Patent no. 5526393, June 1996. [Google Scholar]
- P. R. Thota and A. K. Mal, A high speed counter for analog-to-digital converters, International Conference on Microelectronics, Computing and Communications, (2016). [Google Scholar]
- D. R. Lutz and D. N. Jayasimha, Programmable modulo-K counters, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 43, 11 (1996). [Google Scholar]
- K. Z. Pekmestzi and N. Thanasouras, Systolic frequency dividers/counters, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 41, 11 (1994). [Google Scholar]
- Vaishnavi Yadav, P. P. Bansod and D. K. Mishra, 64 Bit Binary Counter with Minimal Clock Period, International Conference on Advances in Electrical and Computer Technologies, (2022). [Google Scholar]
- Saleh Abdel-Hafeez, Ann Gordon-Ross, A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 19, 6 (2011). [Google Scholar]
- Daniel Morrison, Dennis Delic, Mehmet Rasit Yuce, Jean-Michel Redouté, Multistage Linear Feedback Shift Register Counters with Reduced Decoding Logic in 130-nm CMOS for Large-Scale Array Applications, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 27, 1 (2019). [Google Scholar]
- P. Larsson and J. Yuan, Novel carry propagation in high-speed synchronous counters and dividers, Electronics Letters, 29, 16 (1993). [CrossRef] [Google Scholar]
- M. Ercegovac and T. Lang, Binary counter with counting period of one-half adder independent of counter size, IEEE Transactions on Circuits and Systems, 36, 6 (1989). [Google Scholar]
- Kannadhasan Suriyan, Nagarajan Ramaingam, Sudarmani Rajagopal, Jeevitha Sakkarai, Balakumar Asokan, Manjunathan Alagarsamy. Performance analysis of peak signal-to- noise ratio and multipath source routing using different denoising method. Bulletin of Electrical Engineering and Informatics, 11, 1 (2022). [Google Scholar]
- Kannadhasan Suriyan, Nagarajan Ramalingam, Kanagaraj Venusamy, Sathish Sivaraman, Kiruthiga Balasubramaniyan, Manjunathan Alagarsamy, Power analyzer of linear feedback shift register techniques using built in self-test, Bulletin of Electrical Engineering and Informatics, 11, 2 (2022). [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.