Open Access
Issue |
E3S Web Conf.
Volume 399, 2023
International Conference on Newer Engineering Concepts and Technology (ICONNECT-2023)
|
|
---|---|---|
Article Number | 01014 | |
Number of page(s) | 9 | |
Section | Electronics and Electical Engineering | |
DOI | https://doi.org/10.1051/e3sconf/202339901014 | |
Published online | 12 July 2023 |
- Y. Murali Mohan Babu, Suman Mishra, K. Radhika, proposed the title “Design Implementation and Analysis of Different SRAM Cell Topologies” that was published in the year of 2021 by the journal of 2021 International Conference on Emerging Smart Computing and Informatics (ESCI). [Google Scholar]
- Hansraj, Alka Chaudhary, Ajay Rana, proposed the title “Ultra Low power SRAM Cell for High Speed Applications using 90nm CMOS Technology” that was published in the year of 2020 by the journal of 8th International Conference on Reliability, Infocom Technologies and Optimization (ICRITO). [Google Scholar]
- Tanisha Gupta, Pankaj Naik, proposed the title “Comparative Analysis of 2T, 3T and 4T DRAM CMOS Cells” that was published in the year of 2017 by the journal of the IEEE Custom Integrated Circuits Conference. [Google Scholar]
- V. Rukkumani, M. Saraanakumar, K. Srinivasan, proposed the title “Design and Analysis of Sram Cells for Power Reduction Using Low Power Techniques” That was published in the year of 2016 by the journal of the IEEE Custom Integrated Circuits Conference. [Google Scholar]
- Cagla Cakir, Mudit Bhargava, Ken Mai, proposed the title “6T SRAM and 3T DRAM Data Retention and Remanence Characterization in 65nm bulk CMOS” that was published in the year of 2012 by the journal of the IEEE Custom Integrated Circuits Conference. [Google Scholar]
- T. Gupta and P. Naik, “Comparative analysis of 2T, 3T and 4T DRAM CMOS cells,” 2017 International Conference on Information, Communication, Instrumentation and Control (ICICIC), Indore, India, 2017. [Google Scholar]
- S. Akashe, A. Mudgal and S. B. Singh, “Analysis of power in 3T DRAM and 4T DRAM Cell design for different technology,” 2012 World Congress on Information and Communication Technologies, Trivandrum, India, 2012. [Google Scholar]
- P. Kushwah, N. Saxena, S. Akashe and Saurabh, “Reduction of Leakage Power & Noise for DRAM Design Using Sleep Transistor Technique,” 2015 Fifth International Conference on Advanced Computing & Communication Technologies, Haryana, India, 2015. [Google Scholar]
- P. Bikki, M. K. R. T., M. Annapurna and S. Vujwala, “Analysis of Low Power SRAM Design with Leakage Control Techniques,” 2019 TEQIP III Sponsored International Conference on Microwave Integrated Circuits, Photonics and Wireless Networks (IMICPW), Tiruchirappalli, India, 2019. [Google Scholar]
- S. H. Choudhari and P. Jayakrishnan, “Structural Analysis of Low Power and Leakage Power Reduction of Different Types of SRAM Cell Topologies,” 2019 Innovations in Power and Advanced Computing Technologies (i-PACT), Vellore, India, 2019. [Google Scholar]
- Vijayaraja L., Gokulnath B., Sai Ganapathy S., Dhanasekar R., Kesavan R., (2018), “Modified SEPIC converter based PV Inverter for Power Quality Improvement”, 7th IEEE International Conference on Computation of Power, Energy, Information and Communication, ICCPEIC 2018, Vol. 2018- January, no., pp. 280–285. DOI: 10.1109/iccpeic.2018.8525223 [CrossRef] [Google Scholar]
- Senthilkumar K.K., Kumarasamy K., Dhandapani V., (2021), “Approximate Multipliers Using Bio- Inspired Algorithm”, Journal of Electrical Engineering and Technology, Vol. 16, no. 1, pp. 559–568. DOI: 10.1007/s42835-020-00564-w [Google Scholar]
- Slacer P.P., Priyadharshini R.I., Benila A., Rajam P.P., Jacob J.J., (2022), “A contemporaneous input vector monitoring Bist architechture using memory”, AIP Conference Proceedings, Vol. 2393, no., pp.-. DOI: 10.1063/5.0074185 [Google Scholar]
- Harish R., Indira G., Kalapriyadarshini G., Valarmathy A.S., Chandrakala P., (2022), “Analysis and implementation of DC power and appliances in conjunction with solar for large independent units”, AIP Conference Proceedings, Vol. 2393, no., pp.-. DOI: 10.1063/5.0079651 [Google Scholar]
- Srinivasan V., Varshad Venkatraman R., Senthil Kumar K.K., (2013), “Schmitt trigger based SRAM cell for ultralow power operation-a CNFET based approach”, Procedia Engineering, Vol. 64, no., pp. 115–124. DOI: 10.1016/j.proeng.2013.09.082 [CrossRef] [Google Scholar]
- Prof. Virendra Umale. (2020). Design and Analysis of Low Power Dual Edge Triggered Mechanism Flip-Flop Employing Power Gating Methodology. International Journal of New Practices in Management and Engineering, 6(01), 26–31. [CrossRef] [Google Scholar]
- Dr. Bhushan Bandre. (2013). Design and Analysis of Low Power Energy Efficient Braun Multiplier. International Journal of New Practices in Management and Engineering, 2(01), 08–16. [CrossRef] [Google Scholar]
- Vijay, J., & Hema, L. K. (2023). Analysis of Solid-State Transformer Enabled Hybrid Microgrid using Resilience Energy Amendment Control Algorithm. International Journal of Intelligent Systems and Applications in Engineering, 11(2), 572–581. [Google Scholar]
- Karthikeyan, A., Balaji, S., Santhakumar, R., Rajalakshmi, S., & Jayakrishnan, P. (2022). A Leakage Reduction Charge Pump based Domino Logic for Low Power VLSI Circuits. International Journal of Intelligent Systems and Applications in Engineering, 10(4), 211–215. [Google Scholar]
- Eamani, R. R., & Kumar, N. V. (2023). Design and Analysis of Multiplexer based Approximate Adder for Low Power Applications. International Journal on Recent and Innovation Trends in Computing and Communication, 11(3), 228–233. [CrossRef] [Google Scholar]
- C. S., S., Kunju, N., & Shahul Hameed, T. A. (2023). Design and Simulation of Two Stage Wideband CMOS Amplifier in 90 NM Technology. International Journal on Recent and Innovation Trends in Computing and Communication, 11(2s), 249–258. [CrossRef] [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.