Performance analysis of Ternary Adder and Ternary Multiplier without using Encoders and Decoders

¹ Rajeev Gandhi Memorial College of Engineering and Technology, Nandyal, India
² Santhiram Engineering College, Nandyal, Andhra Pradesh - 518501, India
³ SVR Engineering College, Nandyal, Andhra Pradesh - 518501, India
⁴ Sr.Assistant Professor, ECE Department, Lakireddy Bali Reddy College of Engineering (Autonomous), Mylavaram, Krishna District - 521230, Andhra Pradesh, INDIA
⁵ The Islamic University, Faculty of Engineering, Najaf, Iraq
⁶ Uttaranchal School of Computing Sciences, Uttaranchal University, Dehradun 248007 INDIA

^* Corresponding Author: venki.challa@gmail.com

Abstract

This work presents comparison of ternary combinational digital circuits that reduce energy consumption in low-power VLSI (Very Large Scale Integration) design. CNTFET and GNRFET-based ternary half adder (THA) and multiplier (TMUL) circuits has been designed using ternary unary operator circuits at 32nm technology node and implement two power supplies Vdd and Vdd/2 without using any ternary decoders, basic logic gates, or encoders to minimize the number of used transistors and improve the energy efficiency. The effect of CNTFET and GNRFET parametric variation with threshold voltage on performance metrics namely delay and power has been analyzed. Dependence of threshold voltage on the geometry of carbon nanotube and graphene nanoribbon makes it feasible to be used for ternary logic design. It is analyzed that CNTFET based circuits are energy efficient than the GNRFET- based circuits. It is also concluded that the CNTFET-based circuitshas less power-delay product (PDP) when compared to GNRFET- based circuits. CNTFET-based THA is 23.5% more efficient than GNRFET-based THA and CNTFET-based Tmul is97.8% more efficient than GNRFET-based Tmul.All the digital circuits have been simulated using HSPICE tool.