EDP Sciences logo
Web of Conferences logo
Search
Menu
All issues Volume 391 (2023) E3S Web Conf., 391 (2023) 01025 References
Open Access
Issue
E3S Web Conf.
Volume 391, 2023
4th International Conference on Design and Manufacturing Aspects for Sustainable Energy (ICMED-ICMPC 2023)
Article Number 01025
Number of page(s) 11
DOI https://doi.org/10.1051/e3sconf/202339101025
Published online 05 June 2023
  1. S. S. Singh, D. Leishangthem, M. N. Shah and B. Shougaijam, A Unique Design of Hybrid Full Adder for the Application of Low Power VLSI Circuits, 2020 4th International Conference on Electronics, Communication and Aerospace Technology (ICECA), pp. 260–264, doi: 10.1109/ICECA49313.2020.9297594(2020) [Google Scholar]
  2. K. B. Dheeraj Kumar, L. B. Reddy, V. Pudi and S. Bodapati, Design of Low Area and Low Power Systolic Serial Parallel Multiplier using CNTFETs, 2021 IEEE International Symposium on Smart Electronic Systems (iSES), pp. 139–142, doi: 10.1109/iSES52644.2021.00041(2021) [Google Scholar]
  3. R. P. Somineni and S. M. Jaweed, Design of Low Power Multiplier using CNTFET, 2017 IEEE 7th International Advance Computing Conference (IACC), Hyderabad, India, pp. 556–559, doi: 10.1109/IACC.2017.0120 (2017) [CrossRef] [Google Scholar]
  4. H. Lee and G. E. Sobelman, A new low-voltage full adder circuit, Proceedings Great Lakes Symposium on VLSI, pp. 88–92, doi: 10.1109/GLSV.1997.580416 (1997) [CrossRef] [Google Scholar]
  5. M. A. Yadhav and Deepa, Design and Implementation of Low Power and High- Speed Full Adder, 2021 International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), pp. 743–748, doi: 10.1109/RTEICT52294.2021.9574023 (2021) [Google Scholar]
  6. V. Vijayakumar, K. T. Ilayarajaa, T. Ravi and M. Sugadev, Analysis of High Speed Hybrid Full Adder, 2021 International Conference, Artificial Intelligence and Smart Systems (ICAIS), pp. 1641–1645, doi: 10.1109/ICAIS50930.2021.9395998 (2021) [CrossRef] [Google Scholar]
  7. B. N. M. Reddy, S. Shanthala and B. R. VijayaKumar, 16-Bit GDI multiplier design for low power applications, 2017 International Conference on Smart grids, Power and Advanced Control Engineering (ICSPACE), pp. 372–375, doi: 10.1109/ICSPACE.2017.8343460 (2017) [CrossRef] [Google Scholar]
  8. F.-Y. Gu, I.-C. Lin and J.-W. Lin, A Low-Power and High-Accuracy Approximate Multiplier With Reconfigurable Truncation, in IEEE Access, vol. 10, pp. 60447–60458, doi: 10.1109/ACCESS.2022.3179112 (2022) [CrossRef] [Google Scholar]
  9. Pygast Juveria and K. Ragini, Low Power and High Speed Full Adder using new XOR and XNOR Gates, International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN : 2278-3075, Volume-8 Issue-8 June (2019) [Google Scholar]
  10. K. Sanapala and R. Sakthivel, Analysis of GDI logic for minimum energy optimal supply voltage, 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), pp. 1–3, doi: 10.1109/ICMDCS.2017.8211582 (2017) [Google Scholar]
  11. R. P. Somineni, Y. P. Sai and S. N. Leela, Low leakage CNTFET full adders, 2015 Global Conference on Communication Technologies (GCCT), Thuckalay, India, pp. 174–179, doi: 10.1109/GCCT.2015.7342647 (2015) [CrossRef] [Google Scholar]
  12. E. J. Rao, K. M. Krishna, M. Katta and K. Busa, Efficient Design of Multiplier using EGDI Technique, 2021 IEEE 2nd International Conference on Applied Electromagnetics, Signal Processing, & Communication (AESPC), pp. 1–7, doi: 10.1109/AESPC52704.2021.9708531 (2021) [Google Scholar]
  13. I. Hussain, C. K. Pandey and S. Chaudhury, Design and Analysis of High Performance Multiplier Circuit, 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, pp. 245–247, doi: 10.1109/DEVIC.2019.8783322 (2019) [CrossRef] [Google Scholar]
  14. P. V. Rao and C. P. Raj, VLSI Design and Analysis of Multipliers for Low Power, 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing, Kyoto, Japan, pp. 1354–1357, doi: 10.1109/IIH-MSP.2009.129 (2009) [Google Scholar]
  15. K. N. Singh and H. Tarunkumar, A review on various multipliers designs in VLSI, 2015 Annual IEEE India Conference (INDICON), New Delhi, India, pp. 1–4, doi: 10.1109/INDICON.2015.7443420 (2015) [Google Scholar]
  16. G. Shanthi, A. S. Kumar, P. Phanidra, G. S. Raj, N. Niharika and K. Kalyani, An Efficient FPGA Implementation of Cascade Integrator Comb Filter, 2022 International Conference on IntelligentInnovations in Engineering and Technology (ICIIET), pp. 151–156, (2022). [CrossRef] [Google Scholar]
  17. Shanthi, G., K. Srinivasa Rao, and K. Girija Sravani. Electromagnetic analysis of MEMS-based tunable EBG bandstop filter using RF MEMS switch for Ku-band applications. In Microelectronics, Electromagnetics and Telecommunications: Proceedings of the Fifth ICMEET 2019, pp. 163–173. Springer Singapore, (2021). [CrossRef] [Google Scholar]
  18. A. Sai Kumar, U. Siddhesh, N. Saikiran and K. Bhavitha, Design of High Speed 8-bit Vedic Multiplier using Brent Kung Adders, 2022 13th International Conference on Computing Communication and Networking Technologies (ICCCNT), pp. 1–5, (2022). [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.