EDP Sciences logo
Web of Conferences logo
Search
Menu
All issues Volume 391 (2023) E3S Web Conf., 391 (2023) 01221 References
Open Access
Issue
E3S Web Conf.
Volume 391, 2023
4th International Conference on Design and Manufacturing Aspects for Sustainable Energy (ICMED-ICMPC 2023)
Article Number 01221
Number of page(s) 18
DOI https://doi.org/10.1051/e3sconf/202339101221
Published online 05 June 2023
  1. M. H. Moaiyeri, R. F. Mirzaee, K. Navi, and O. Hashemipour, “Efficient CNTFET- basedternary full adder cells for nanoelectronics,” Nano-MicroLett., 3(1) 4350, (2011). [Google Scholar]
  2. P. Keshavarzian and R. Sarikhani, “A novel CNTFET-based ternary fulladder,” Circuits Syst. Signal Process., 33, 665679, (2014). [CrossRef] [Google Scholar]
  3. J. Srinivas Rao, Suresh Kumar Tummala, Narasimha Raju Kuthuri, Comparative investigation of 15 Level and 17 level cascaded h-bridge MLI with cross h-bridge MLI fed permanent magnet synchronous motor, Indonesian Journal of Electrical Engineering and Computer Science, 21(2), pp. 723–734, (2020) [Google Scholar]
  4. B. Srinivasu, K. Sridharan,“A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies” IEEE TCAS-1, 99, 1–14, (2017). [Google Scholar]
  5. Tummala, S.K., Kosaraju, S. & Bobba, P.B. Optimized power generation in solar using carbon substrate for reduced greenhouse gas effect. Appl Nanosci 12, 1537–1543 (2022). [CrossRef] [Google Scholar]
  6. M. Moaiyeri, R. Mirzaee, K. Navi, and O. Hashemipour, “Efficient CNTFET- based ternary full adder cells for nanoelectronics,” Nano-Micro Lett., 3, 1, 43–50, (2011). [CrossRef] [Google Scholar]
  7. S. Kim, T. Lim, and S. Kang, “An optimal gate design for the synthesis of ternary logic circuits,” in Proc. 23rd Asia South Pacific Design Automat. Conf. (ASP- DAC), 476–481, Jan. (2018). [Google Scholar]
  8. Suresh Kumar Tummala, Phaneendra Babu Bobba & Kosaraju Satyanarayana (2022) SEM & EDAX analysis of super capacitor, Advances in Materials and Processing Technologies, 8:sup4, 2398–2409 [CrossRef] [Google Scholar]
  9. P. Keshavarzian and R. Sarikhani, “A novel CNTFET-based ternary full adder,” Circuits, Syst. Signal Process., 33, 665–679 (2014). [CrossRef] [Google Scholar]
  10. C. Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, “Insertion of optimal number of repeaters in pipelined nano interconnects for transient delay minimization”, Cir sys and sig proc, February, (2019). [Google Scholar]
  11. C. Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, “FDTD algorithm to achieve absolute stability in performance analysis of SWCNT interconnects”, Jour of comp elect, June, (2018). [Google Scholar]
  12. Davu, S.R., Tejavathu, R. & Tummala, S.K. EDAX analysis of poly crystalline solar cell with silicon nitride coating. Int J Interact Des Manuf (2022). [Google Scholar]
  13. S. Lin, Y. Kim and F. Lombardi, “CNTFET-based design of ternary logic gates and arithmetic circuits,” IEEE Trans. Nanotech, 10, 217–225, March (2011). [CrossRef] [Google Scholar]
  14. A. Raychowdhury and K. Roy, “Carbon-nanotube-based voltage-mode multiplevalued logic design,” IEEE Trans. Nanotech, 4, 168–179, March (2005). [CrossRef] [Google Scholar]
  15. Tummala, S.K., Indira Priyadarshini, T., Morphological Operations and Histogram Analysis of SEM Images using Python, Indian Journal of Engineering and Materials Sciences, 2022, 29(6), pp. 794–798. [Google Scholar]
  16. M. K. Q. Jooq, M. H. Moaiyeri and K. Tamersit, “Ultra-compact ternary logic gates based on negative capacitance carbon nanotube FETs,” IEEE Trans. Circuits Syst. II, Exp. Briefs, 68, 2162–2166, June (2021). [Google Scholar]
  17. M. H. Moaiyeri, A. Doostaregan, K. Navi, “Design of energy-efficient and robust ternary circuits for nanotechnology,” IET Circuits, Devices & Syst., 5, 285–296, July (2011). [CrossRef] [Google Scholar]
  18. C. Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, “Signal integrity analysis for coupled SWCNT interconnects using stable recursive algorithm”, Microelect Jour, 74, 13–23, April, (2018). [CrossRef] [Google Scholar]
  19. C. Venkataiah, V.N.V. Satya Prakash, K. Mallikarjuna and T. Jayachandra Prasad, “Investigating the effect of chirality, oxide thickness,temperature and channel length variation on a threshold voltage of MOSFET, GNRFET, and CNTFET”, Jour of mech of cont and math sci, 232–244, September, (2019). [Google Scholar]
  20. Vijay Rao Kumbhare, Punya Prasanna Paltani, C. Venkataiah, and Manoj Kumar Majumder “Analytical Study of Bundled MWCNT and Edged-MLGNR Interconnects: Impact on Propagation Delay and Area”, IEEE Trans on Nanotech, 18, 606–610, June, (2019). [CrossRef] [Google Scholar]
  21. Karthik Rao, R., Bobba, P.B., Suresh Kumar, T., Kosaraju, S., Feasibility analysis of different conducting and insulation materials used in laminated busbars, Materials Today: Proceedings, 2019, 26, pp. 3085–3089 [Google Scholar]
  22. B. Srinivasu and K. Sridharan, “A synthesis methodology for ternary logic circuits in emerging device technologies,” IEEE Trans. Circuits Syst. I, Reg. Papers, 64, 2146–2159, Aug. (2017). [CrossRef] [Google Scholar]
  23. S. Tabrizchi, A. Panahi, F. Sharifi, H. Mahmoodi, and A.-H.A. Badawy, “Energyefficient ternary multipliers using CNT transistors,” Electronics, 9, 643, (2020). [CrossRef] [Google Scholar]
  24. K. Kim et al., “Extreme low power technology using ternary arithmetic logic circuits via drastic interconnect length reduction,” Proc. IEEE 50th Int. Symp. Multiple-Valued Log. (ISMVL), 155–158, (2020). [Google Scholar]
  25. Y. Kang et al., “A novel ternary multiplier based on ternary CMOS compact model,” Proc. IEEE 47th Int. Symp. Multiple-Valued Log. (ISMVL), 25–30, (2017). [Google Scholar]
  26. H. Sirugudi, S. Gadgil and C. Vudadha, “A novel low power ternarymultiplier design using CNFETs,” Proc. 33rd Int. Conf. VLSI Des. 19thInt. Conf. Embedded Syst. (VLSID), 25–30, (2020). [Google Scholar]
  27. O. J. Bedrij, “Carry-Select Adder,” IRE Trans. Electronic Computers, 11, 340–346, June (1962). [CrossRef] [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.