Open Access
| Issue |
E3S Web of Conf.
Volume 540, 2024
1st International Conference on Power and Energy Systems (ICPES 2023)
|
|
|---|---|---|
| Article Number | 14001 | |
| Number of page(s) | 13 | |
| Section | VLSI, Artificial Intelligence and Physics | |
| DOI | https://doi.org/10.1051/e3sconf/202454014001 | |
| Published online | 21 June 2024 | |
- B. Obulesu, P. Sudhakara Rao. “Power and area constrained crosstalk elimination circuit for high-speed VLSI interconnects” Neuro Quantology 20.6 (2022): 705–717. [Google Scholar]
- S. Kundu, S. T. Zachariah, Yi-Shing Chang. “On modeling crosstalk faults.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24.12 (2005): 1909–1915. [CrossRef] [Google Scholar]
- Alodeep Sanyal, Sandip Kundu, and Abhisek Pan. “A study on the impact of loading effect on capacitive crosstalk noise.” 2009 10th International Symposium on Quality Electronic Design. IEEE, 2009. [Google Scholar]
- M. Mehari, and N. Masoumi. “A thorough investigation into active and passive shielding methods for nanoVLSI interconnects against EMI and crosstalk.” AEUInternational Journal of Electronics and Communications 69.9 (2015): 1199–1207. [Google Scholar]
- Shilpa, D. R., and B. V. Uma. “Architectural Level Crosstalk minimization: A Tool.” Procedia Computer Science 93 (2016): 117–124. [CrossRef] [Google Scholar]
- Luan H. K. Duong, et al. “Coherent and incoherent crosstalk noise analyses in interchip/intrachip optical interconnection networks.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24.7 (2016): 2475–2487. [CrossRef] [Google Scholar]
- M. Nikdast, et al. “Crosstalk noise in WDM-based optical networks-onchip: A formal study and comparison.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23.11 (2014): 2552–2565. [Google Scholar]
- Vobulapuram, Ramesh Kumar. “An unconditionally stable FDTD model for crosstalk analysis of VLSI interconnects.” IEEE Transactions on Components, Packaging, and Manufacturing Technology 5.12 (2015): 1810–1817. [Google Scholar]
- Hariharan Sankaran, and Srinivas Katkoori. “Simultaneous Scheduling, Allocation, Binding, Re-Ordering, and Encoding for Crosstalk Pattern Minimization During High–Level Synthesis.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19.2 (2009): 217–226. [Google Scholar]
- Jingyu Xu, et al. “A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design.” INTEGRATION, the VLSI journal 39.4 (2006): 457–473 [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.